

SCG2520 Synchronous Clock Generators



2111 Comprehensive Drive
Aurora, Illinois 60505
Phone: 630-851-4722
Fax: 630-851-5040
www.conwin.com



General Description

The SCG2520 is a mixed-signal phase lock loop generating CMOS outputs from an intrinsically low jitter voltage controlled crystal oscillator.

The SCG2520 can lock to one of two possible input reference frequencies at 19.44 MHz which is selectable using one input select pin.

Further features include an alarm output to indicate Loss of Reference, LOR, or Loss of Lock, LOL. If only one of the references is lost, the unit will disable its phase detector and will signal an alarm, but will not switch reference automatically. If both references are lost, the SCG2520 will enter a Free Run state which will guarantee a 20 ppm accurate output. Additionally, the Free Run mode may be entered manually by applying a high signal to the Force Free Run pin. If the unit is in Free Run mode, the Free Run status pin will be high.

All outputs, except the Oscillator Output, may be put into the tri-state high impedance condition for external testing purposes by applying a high signal to the Reset/Tri-State pin.

The filtered 19.44 MHz is derived from the oscillator output. The offset between the filtered output and the reference input will change with each reference rearrangement.

The package maximum dimensions are .780" x .830" x .35" on a six layer FR4 board with surface mount pins. Parts are assembled using high temperature solder to withstand surface mount reflow process.

Features

- Phase Locked Output Frequency Control
- Intrinsically Low Jitter Crystal Oscillator
- Two Selectable References @ 19.44 MHz
- Alarm Output
- Tri-Statable Alarm Outputs and Reference Output
- Force Free Run Function
- Automatic Free Run Operation upon loss of both references
- Input Duty Cycle Tolerant
- 3.3 Volt Power Supply
- Small Size: 0.78" x 0.83" x 0.35" maximum
- Surface Mount, DIL Package

US Headquarters:
630-851-4722
European Headquarters:
+353-61-472221

Absolute Maximum Rating

Table 1

Symbol	Parameter	Minimum	Nominal	Maximum	Units	Notes
V_{CC}	Power Supply Voltage	-0.5	-	+4.0	Volts	
V_I	Input Voltage	-0.5	-	+5.5	Volts	
T_S	Storage Temperature	-65.0	-	+150.0	°C	

Operating Specifications

Table 2

Parameter	Specifications	Notes
Voltage	3.3V \pm 5%	1.0
Current	150 mA @ 3.46V	
Oscillator Output Frequencies	19.44 MHz	
Temperature Range	0 to 70°C	
Input Frequency Ref 1 and Ref 2	19.44 MHz	2.0
Input Jitter Tolerance <i>(Jitter Frequencies \geq 10 Hz)</i>	>1 us Typical	
Jitter Bandwidth	< 10 Hz	
Acquisition Time	Approximately 1 second	3.0
Capture/Pull-In Range	\pm 25 ppm Minimum	
Output Duty Cycle	40/60 % Min/Max @ 50% Level	
Output Rise and Fall Time	3 nS @ 20% to 80% output level	
Output Load	30 pF	
Alarm	LOR/LOL Status Signal Output	
Free Run Accuracy	\pm 20 ppm	
Package	Fr4 SM 0.78" x 0.83" x 0.350" (Maximum)	
MTIE @ Synchronization Rearrangement	GR-253-CORE, 1999 R5-136	4.0, 4.1

Input and Output Characteristics

Table 3

Symbol	Parameter	Minimum	Nominal	Maximum	Units	Notes
V_{IH}	High level input voltage	2.0	-	5.5	V	
V_{IL}	Low level input voltage	0	-	0.8	V	
T_{IO}	I/O to output valid	-	-	10	nS	
C_{OUT}	Output capacitance	-	-	10	pF	
V_{HO}	High level output voltage $I_{OH} = -4mA$	2.40	-	-	-	Vcc Min
V_{LO}	Low Level output voltage $I_{OL} = 8mA$	-	-	0.4	-	Vcc Max
T_{IR}	Input reference signal pulse width	30	-	-	nS	

Output Jitter Specifications

Table 4

Frequency (MHz)	Jitter BW 10 Hz - 1 MHz		SONET Jitter BW 12 kHz - 20 MHz	
	pS (RMS)	m UI	pS (RMS)	m UI
19.44	10 Typ.	0.194 Typ.	1 Max., 0.5 Typ.	0.019 Max.

Input Selection / Output Response

Table 5

Reset/ Tri-State	INPUTS				OUPUTS				Notes
	SEL _{AB}	REF _A	REF _B	FR	FR _{status}	Alarm	Oscillator Output	8 kHz Output	
1	X	X	X	X	TS	TS	FR	TS	
0	X	X	X	1	1	1	FR	FR	
0	0	A	A	0	0	0	LRA	LRAD	
0	1	NA	A	0	0	0	LRB	LRBD	
0	0	NA	A	0	0	1	U	U	5.0
0	1	A	NA	0	0	1	U	U	5.0
0	0	A	NA	0	0	0	LRA	LRAD	
0	X	NA	NA	0	1	1	FR	FR	

TS = Tri-State U = Unstable
 FR = Free Run LRAD = Locked to Ref A and divided down
 LRA = Locked to Ref A LRAB = Locked to ref B and divided down
 LRB = Locked to Reb B X = Don't care


NOTES:

- 1.0 Requires external regulation
- 2.0 Externally selectable via Input Select AB
- 3.0 From a 20 ppm offset in reference frequency
- 4.0 Entry into Free Run doesn't meet requirement for initial 2.33 seconds of self-timing
- 4.1 If the selected reference is removed, system response to the ALARM must be less than 10µs
- 5.0 On alarm assertion, switch references. If alarm is still active, force Free Run



Circuit Board Footprint

Figure 1




Pin Connections

Table 6

Pin	Connection
1	19.44 MHz Reference Output
2	TCK
3	TMS
4	Ground
5	Force Free Run / TDI (1 = Free Run)
6	Alarm Output (1 = Alarm)
7	REF B (19.44 MHz)
8	REF A (19.44 MHz)
9	19.44 MHz Oscillator Output
10	Free Run Status Output (FR = 1)
11	Vcc
12	TDO
13	Reset / Tri-State
14	Input Reference Select AB (A = 0, B = 1)


Block Diagram

Figure 2




Package Maximum Dimensions

Figure 3



Loss of Reference Condition Alarm Timing

Figure 4



Alarm Timing Legend


Use for all alarm timing diagrams

Table 7

	19.44 MHz Reference Input Units	8 kHz Reference Input Units
①	< 1 μsec	< 31.25 μsec
②	1 μsec	31.25 μsec
③	> 1 μsec	> 31.25 μsec
④	LOR is active when LOL is active	125 μsec wide range
⑤	Minimum pulse width = 2 μsec	Minimum pulse width = 62.5 μsec
Start-up Region	During Start-up, The LOL Alarm will pulse during the few seconds of operation	


Loss of Lock Condition Alarm Timing

Figure 5




Tape and Reel Packaging

Figure 6



Solder Profile

Figure 7



Ordering Information


SCG{XXXX}-{FFF.FFF}{M}

XXXX equals a specific model (2520)

FFF.FFF equals the Oscillator Output frequency (019.44)

M equals MHZ and is added to all part numbers

Example: To order an SCG2520 with an Oscillator Output of 19.44 MHz,
Order part number SCG2520-019.44M



Revision	Revision Date	Note
00	3/19/01	Product Release
