Available at Digi-Key www.digikey.com



2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630-851-4722 Fax: 630-851-5040 www.conwin.com



5x7mm Precision TCXO Model DV75C



Description:

The Connor-Winfield's DV75C is a 5x7mm Surface Mount Temperature Compensated Crystal Controlled Oscillator (TCXO) with LVCMOS output. Through the use of Analog Temperature Compensation the DV75C is capable of holding sub 1-ppm stabilities over the -40 to 85°C temperature range. The DV75C meets STRATUM 3 requirements.

Features:

- 3.3 Vdc Operation
- LVCMOS Output
- Frequency Stability: ± 0.28 ppm
- Temperature Range: -40 to 85°C
- Low Jitter <1ps RMS
- 5x7mm Surface Mount Package
- Tape and Reel Packaging
- RoHS Compliant / Pb Free ✓ RoHS

Applications:

- IEEE 1588 Applications
- Synchronous Ethernet slave clocks, ITU-T G.8262 EEC options 1 & 2
- Compliant to Stratum 3, GR-1244-CORE, GR-253-CORE & ITU-T-G.812 Type IV
- Wireless Communications
- Small Cells

Parameter
Storage Temperature
Supply Voltage (Vcc)
Input Voltage

Test and Measurement

Absolute Maximum Ratings						
Minimum	Nominal	Maximum	Units	Notes		
-55	-	95	°C			
-0.6	-	4.6	Vdc			
-0.5	-	Vcc+0.6	Vdc			

Operating Specifications Nominal Maximum **Parameter** Minimum Units **Notes** Nominal Frequencies (Fo) available 10.0, 12.8, 20.0, 25.0 and 40.0 MHz Frequency Calibration @ 25 °C -1.0 10 ppm Frequency Stability vs. Temperature -0.280.28 ppm Holdover Stability (Over 24 Hours) -0.320.32 ppm Frequency vs. Load Stability -0.050.05 ppm ±5% Frequency vs. Voltage Stability -0.05 0.05 ±5% ppm Static Temperature Hysteresis 0.44 ppm Total Frequency Tolerance: -4.6 4.6 ppm 5 Operating Temperature Range: -40 °C 85 3.135 3.3 3.465 Vdc ±5% Supply Voltage (Vcc) Supply Current (Icc) mΑ 6 Period Jitter 3 5 ps rms Integrated Phase Jitter 0.5 1.0 ps rms 6 Typical Phase Noise Fo = 10.0 MHz SSB Phase Noise at 10Hz offset -103 dBc/Hz SSB Phase Noise at 100Hz offset -128 dBc/Hz SSB Phase Noise at 1KHz offset -147 dBc/Hz SSB Phase Noise at 10KHz offset dBc/Hz -157 SSB Phase Noise at 100KHz offset -158 dBc/Hz Start-up Time

LVCMOS Output Characteristics

Parameter	Minimum	Nominal	Maximum	Units	Notes
Load	-	15	-	рF	7
Voltage (High) (Voh)	90%Vcc	-	-	Vdc	
(Low) (Vol)	-	-	10%Vcc	Vdc	
Duty Cycle at 50% of Vcc	45	50	55	%	
Rise / Fall Time 10% to 90%	-	-	8	ns	

ROHS

Bulletin	Tx355
Page	1 of 4
Revision	09
Date	07 Aug 2025

Notes:

- 1. Initial calibration @ 25°C. Specifications at time of shipment after 48 hours of operation.
- 2. Frequency stability vs. change in temperature. [±(Fmax Fmin)/(2*Fo)].
- 3. Inclusive of frequency stability, supply voltage change ($\pm 1\%$), load change, aging, for 24 hours.
- 4. Frequency change after reciprocal temperature ramped over the operating range. Frequency measured before and after at 25°C.
- 5. Inclusive of calibration @ 25C, frequency vs. change in temperature, change in supply voltage (±5%), load change (±5%), reflow soldering process and 20 years aging, referenced to Fo.
- 6. BW = 12 KHz to Fo/2 MHz.
- 7. For best performance it is recommended that the circuit connected to this output should have an equivalent input capacitance of 15pF.



Aurora, Illinois 60505 Phone: 630-851-4722

Fax: 630-851-5040 www.conwin.com

Package Characteristics

Package	Ceramic Surface Mount Package.
Moisture Sensitivity Level	MSL-1.
Pad Termination Material and Plating	0.5-1.0um [20-40 micro-inches] Gold over 1.27um [50micro-inches] min Nickel.


Environmental Characteristics

Vibration:	Vibration per Mil Std 883E Method 2007.3 Test Condition A.	
Shock:	Mechanical Shock per Mil Std 883E Method 2002.4 Test Condition B.	
Soldering Process:	RoHS compliant lead free. See soldering profile on page 3.	
Solderability:	Solderability per Mil Std 883E Method 2003.	


Ordering Information

DV75C-010.0M, DV75C-012.8M, DV75C-020.0M, DV75C-025.0M, DV75C-040.0M

Package Layout (All Configurations)



Suggested Pad Layout




* Do not route any traces in the keep out area. It is recommended the next layer under the keep out area is to be ground plane.


Pad Connections

1:	N/C
2:	Ground
3:	Output (Fo)
4:	Supply Voltage (Vcc)

Package Configuration #1




Marking Configuration




Frequencies 12.8M




Package Configuration #2




Package Configuration #3



Marking Configuration



Marking Configuration



Frequencies

10M 20M

Frequencies

25M 40M


Bulletin	Tx355
Page	2 of 4
Revision	09
Date	07 Aug 2025







Aurora, Illinois 60505 Phone: 630-851-4722

Fax: 630-851-5040 www.conwin.com









Meets IPC/JEDEC J-STD-020C


Phase Noise Information
Typical Phase Noise for DV75C-010.0M








MTIE



TDEV




Bulletin	Tx355
Page	3 of 4
Revision	09
Date	07 Aug 2025

Aurora, Illinois 60505

Phone: 630-851-4722 Fax: 630-851-5040

www.conwin.com


Design Recommendations




Attention: To achieve optimal frequency stability, and in some cases to meet the specification stated on this data sheet, it is required that the circuit connected to this TCXO output must have the equivalent input capacitance that is specified by the nominal load capacitance. Deviations from the nominal load capacitance will have a graduated effect on the stability of approximately 20 ppb per pF load difference.

Tape and Reel Dimensions

MEETS EIA-481A AND EIAJ-1009B 1000 PCS/REEL Max (Package Configuration 1) 700 PCS/REEL Max (Package Configurations 2 and 3)





Revision History

Revision	Date	Note
00	01/11/12	Data sheet released
01	11/26/12	Removed tri-state information from features and description.
02	04/15/13	Added "Applications", Phase noise, TIE, MTIE and TDEV plots.
03	12/03/13	Removed TR information from Ordering Information.
04	04/01/15	Add frequencies and update to Phase Noise Plot and Operating Specs
05	11/01/16	Clarify frequencies to which alternate package height applies, and
		added dimensions to bottom view.
06	11/10/16	Update Static Temperature Hysteresis note and Soldering Process information.
07	11/21/23	Updated Supply Voltage (Vcc)
08	07/24/25	Update phase noise and package dimensions.
09	08/07/25	Update package config 1 height, and Abs Max temperature rating.

Bulletin	Tx355
Page	4 of 4
Revision	09
Date	07 Aug 2025