# Available at Digi-Key www.digikey.com



2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630-851-4722 Fax: 630-851-5040 www.conwin.com



# 5x7mm Precision TCXO Model DV75D

#### **Description:**

The Connor-Winfield's DV75D is a 5x7mm Surface Mount Temperature Compensated Crystal Controlled Oscillator (TCXO) with LVCMOS output. Through the use of Analog Temperature Compensation, the DV75D is capable of holding sub 1-ppm stabilities over the -40 to 85°C temperature range.

# Applications:

GR-253-CORE (SMC) ITU-T-G.813 Option 1 and 2 (SEC)



# \_\_\_\_\_

- Features:
- TCXO
- 3.3 Vdc Operation
- LVCMOS Output
- Frequency Stability: ± 1.0 ppm

CONNO

WINFI

- Temperature Range: -40 to 85°C
- Low Jitter <1ps RMS</li>
- 5x7mm Surface Mount Package
- Tape and Reel Packaging
- RoHS Compliant / Pb Free

#### **Absolute Maximum Ratings**

Parameter	Minimum	Nominal	Maximum	Units	Notes
Storage Temperature	-55	-	85	°C	
Supply Voltage (Vcc)	-0.6	-	4.6	Vdc	
Input Voltage	-0.5	-	Vcc+0.5	Vdc	

#### **Operating Specifications**

	<b>U</b>			
Minimum	Nominal	Maximum	Units	Notes
-	10.0, 12.8 or 20.0	-	MHz	
-1.0	-	1.0	ppm	1
-1.0	-	1.0	ppm	2
-0.05	-	0.05	ppm	±5%
-0.05	-	0.05	ppm	±5%
-	-	0.4	ppm	3
-1.0	-	1.0	ppm/year	
-40	-	85	°C	
3.135	3.3	3.465	Vdc	±5%
-	2.1	6	mA	
-	3	5	ps rms	
-	0.3	1.0	ps rms	4
-	-90	-	dBc/Hz	
-	-120	-	dBc/Hz	
-	-140	-	dBc/Hz	
-	-150	-	dBc/Hz	
t -	-150	-	dBc/Hz	
-	-	10	ms	
	-1.0 -0.05 -0.05 - -1.0 -40	-   10.0, 12.8 or 20.0     -1.0   -     -1.0   -     -0.05   -     -0.05   -     -1.0   -     -0.05   -     -1.0   -     -0.05   -     -1.0   -     -1.0   -     -1.0   -     -1.0   -     -1.0   -     -1.0   -     -1.0   -     -1.0   -     -1.0   -     -1.0   -     -1.0   -     -1.0   -     -1.0   -     -1.0   -     -1.0   -     -40   -     -3.135   3.3     -   0.3     -   -90     -   -120     -   -140     -   -150	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	- 10.0, 12.8 or 20.0 - MHz   -1.0 - 1.0 ppm   -1.0 - 1.0 ppm   -0.05 - 0.05 ppm   -0.05 - 0.05 ppm   -0.05 - 0.05 ppm   -0.05 - 0.05 ppm   -1.0 - 1.0 ppm/year   -40 - 85 °C   3.135 3.3 3.465 Vdc   - 2.1 6 mA   - 3 5 ps rms   - 0.3 1.0 ps rms   - 0.3 1.0 ps rms   - - 90 - dBc/Hz   - - 120 - dBc/Hz   - - 140 - dBc/Hz   - - 150 - dBc/Hz   - - - 150 - dBc/Hz

#### **LVCMOS** Output Characteristics

Parameter	Minimum	Nominal	Maximum	Units	Notes
Load	-	15	-	pF	5
Voltage (High) (Voh)	90%Vcc	-	-	Vdc	
(Low) (Vol)	-	-	10%Vcc	Vdc	
Duty Cycle at 50% of Vcc	45	50	55	%	
Rise / Fall Time 10% to 90%	-	4	8	ns	

#### **Package Characteristics**

Package	Hermetically	sealed cry	ystal mounted	on a ceramic	package

#### **Environmental Characteristics**

Vibration	Vibration per Mil Std 883E Method 2007.3 Test Condition A
Shock	Mechanical Shock per Mil Std 883E Method 2002.4 Test Condition B.
Soldering Process	RoHS compliant lead free. See soldering profile on page 2.

#### **Ordering Information**

DV75D-010.0M, DV75D-012.8M or DV75D-020.0M

Notes:

1. Initial calibration @ 25°C. Specifications at time of shipment after 48 hours of operation.

- 2. Frequency stability vs. change in temperature. [±(Fmax Fmin)/(2\*Fo)].
- 3. Frequency change after reciprocal temperature ramped over the operating range. Frequency measured before and after at 25°C.

4. BW = 12 KHz to Fo/2 MHz.

5. For best performance it is recommended that the circuit connected to this output should have an equivalent input capacitance of 15pF.




Bulletin	Tx356
Page	1 of 2
Revision	05
Date	21 Nov 2023




2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630-851-4722 Fax: 630-851-5040 www.conwin.com

# Package Layout




#### Suggested Pad Layout




\* Do not route any traces in the keep out area. It is recommended the next layer under the keep out area is to be ground plane.

# Design Recommendations




Attention: To achieve optimal frequency stability, and in some cases to meet the specification stated on this data sheet, it is required that the circuit connected to this TCXO output must have the equivalent input capacitance that is specified by the nominal load capacitance. Deviations from the nominal load capacitance will have a graduated effect on the stability of approximately 20 ppb per pF load difference.




### **Pad Connections**

1:	N/C
2:	Ground
3:	Output (Fo)
4:	Supply Voltage (Vcc)


#### **Output Waveform**



# **Test Circuit**



#### Solder Profile



Meets IPC/JEDEC J-STD-020C

# **Revision History**

Revision	Date	Note	_	
00	01/11/12	New issue	_	
01	11/26/12	Removed tri-state information from features and description.	_	
02	04/15/13	Added "Applications.	Bulletin	Tx356
03	12/03/13	Removed TR from Ordering Information.	_ Page	2 of 2
04	06/11/19	Updated stability, supply current, phase noise and height specifications.	_ Revision	05
05	11/21/23	Updated Supply Voltage (Vcc)	_ Date	21 Nov 2023
				21 1100 2023

Specifications subject to change without notification. See Connor-Winfield's website for latest revision. © Copyright 2023 The Connor-Winfield Corporation Not intended for life support applications.